NVM Anti-Fuse OTP NeoFuse in UMC (110nm, 80nm, 55nm, 40nm, 28nm, 22nm)
You are here:
I3C Controller
Controller IP for the MIPI I3C interface
The Cadence® IP Family for MIPI® Protocols delivers area-optimized interface IP with the low power and high performance required for today’s leading-edge devices. One member of this family is the Cadence Initiator Controller IP for MIPI SoundWireSM v1.2, providing low-cost, low-power connectivity for audio data transport and control. Developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms. The Controller IP is engineered to quickly and easily integrate with other MIPI compliant IP. The Controller IP is part of the comprehensive Cadence Design IP portfolio comprised of Interface, memory, analog, and system and peripheral IP.
The Cadence® IP Family for MIPI® Protocols delivers area-optimized interface IP with the low power and high performance required for today’s leading-edge devices. One member of this family is the Cadence Initiator Controller IP for MIPI SoundWireSM v1.2, providing low-cost, low-power connectivity for audio data transport and control. Developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms. The Controller IP is engineered to quickly and easily integrate with other MIPI compliant IP. The Controller IP is part of the comprehensive Cadence Design IP portfolio comprised of Interface, memory, analog, and system and peripheral IP.
查看 I3C Controller 详细介绍：
- 查看 I3C Controller 完整数据手册
- 联系 I3C Controller 供应商