You are here:
High-performance implementation of Z80/Z180 instruction set
Two clock cycle machine cycle implementation of the Z80/Z180 instruction set. Optimized for ASIC or FPGA implementations.
This machine structure is derived from that used in the Rabbit
Semiconductor microprocessors. Performance for those
designs (which are more complex) is 200MHz in 90nm, or
100MIPS peak.
This machine structure is derived from that used in the Rabbit
Semiconductor microprocessors. Performance for those
designs (which are more complex) is 200MHz in 90nm, or
100MIPS peak.
查看 High-performance implementation of Z80/Z180 instruction set 详细介绍：
- 查看 High-performance implementation of Z80/Z180 instruction set 完整数据手册
- 联系 High-performance implementation of Z80/Z180 instruction set 供应商