You are here:
High Density Two Port Reg File Compiler - Samsung 45 nm CMOS11LP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
查看 High Density Two Port Reg File Compiler - Samsung 45 nm CMOS11LP 详细介绍：
- 查看 High Density Two Port Reg File Compiler - Samsung 45 nm CMOS11LP 完整数据手册
- 联系 High Density Two Port Reg File Compiler - Samsung 45 nm CMOS11LP 供应商
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- UMC 40nm embedded high voltage (eHV) low power Process standard synchronous high density single port register file SRAM memory compiler.
- UMC 0.45um Logic process standard gate array asynchronous embedded array high density two port (1R1W) SRAM memory compiler.
- UMC 80nm Embedded High Voltage process standard synchronous high density single port SRAM memory compiler.
- FAB1 0.18um 1.8V/5V Embedded Memory Flash Ultra LL Process miniLib+_x000D_