DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
Sub-GHz 868, 915MHz RF Transceiver
Analog Front End: 8x 12-bit 2 GSPSADCs, 4x 12-bit 200 MSPS ADCs, TVM, PLL, LDO
intoPIX 为池上的新型 IPX-100 提供JPEG XS 支持，实现无缝和低延迟IP 生产
神盾旗下乾瞻科技加入英特尔晶圆代工加速器IP联盟 共同推动半导体设计流程
GUC 宣布成功推出业界首款采用台积电 3nm 和 CoWoS 技术的 UCIe 32G 芯片
Understanding MACsec and Its Integration
Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
Metanoia Licenses Cadence Tensilica ConnX 230 DSP for New SDR Platform
Cadence Silicon Success of UCIe IP on Samsung Foundry's 5nm Automotive Process
© 2024 Design And Reuse
版权所有
本网站的任何部分未经Design&Reuse许可， 不得复制，重发， 转载或以其他方式使用。
访问我们的合作伙伴页面了解更多信息
供应商免费录入产品信息