MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
HDMI 2.1 Forward Error Correction (FEC) Receiver
The HDMI Forward Error Correction (FEC) Receiver IP Core implements Reed-Solomon FEC and symbol de-interleaving/de-mapping as specified by the HDMI 2.1 specification.
Forward Error Correction is required to ensure glitch-free operation in Fix Rate Lane (FRL) mode, a packet mode introduced in HDMI 2.1. FRL allows for the use of Display Stream Compression (DSC) bitstream transport.
Forward Error Correction is required to ensure glitch-free operation in Fix Rate Lane (FRL) mode, a packet mode introduced in HDMI 2.1. FRL allows for the use of Display Stream Compression (DSC) bitstream transport.
查看 HDMI 2.1 Forward Error Correction (FEC) Receiver 详细介绍：
- 查看 HDMI 2.1 Forward Error Correction (FEC) Receiver 完整数据手册
- 联系 HDMI 2.1 Forward Error Correction (FEC) Receiver 供应商
Block Diagram of the HDMI 2.1 Forward Error Correction (FEC) Receiver
