esd solution set for lv advanced processes IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Complete datasheets for esd solution set for lv advanced processes products
Contact information for esd solution set for lv advanced processes Suppliers

Please log in here to your account.

New user ? Signup here.

Esd solution set for lv advanced processes IP Listing

3 IP Cores

找不到我需要的：
搜索特定的IP？点击此处

LVDS IO Pad Set

The LVDS I/O is a three-module design (input, output and reference block). The LDP_OU_675_25V_T is a 2GBit/s LVDS Driver, LDP_IN_675_25V_DN is a 2GBit/s LVDS Receiver and the LDP_RE_000_25V ...

1
subLVDS IO Pad Set

The LVDS I/O is a three-module design (input, output and reference block). The LDP_OU_450_18V_T is a 1400MBit/s LVDS Driver, LDP_IN_450_18V_DN is a 1400MBit/s LVDS Receiver and the LDP_RE_000_18V ...

2
HDMI, LVDS, RF and Analog Pads Library in 45nm / 40nm

A 1.0V to 5V Analog IO Library that includes an HDMI, LVDS, and Analog/RF Low Capacitance pad set in 45nm/40nm HPM processes. This library is a collection of analog-only IO and Power/Ground ...

3

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

本网站的任何部分未经Design&Reuse许可，不得复制，重发，转载或以其他方式使用。

访问我们的合作伙伴页面了解更多信息

供应商免费录入产品信息