Dual Port SRAM Compiler IP, UMC 65nm LL process

UMC 65nm low leakage RVT Logic Low_K process synchronous high density Dual Port SRAM memory compiler with bist testing interface.

• 查看 Dual Port SRAM Compiler IP, UMC 65nm LL process 完整数据手册
• 联系 Dual Port SRAM Compiler IP, UMC 65nm LL process 供应商