MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55nm SP Low-K Logic process Low Power synchronous high density Dual Port SRAM memory compiler with redundancy.
查看 Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process 详细介绍：
- 查看 Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process 完整数据手册
- 联系 Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process 供应商