Configurable CAN Bus Controller
The core has a simple CPU interface (8/16/32 bit configurable data width), with small or big endian addressing scheme. Hardware message filtering and 64 byte receive FIFO, enable back-to-back message reception, with minimum CPU load. The core is described at RTL level, allowing target use in FPGA or ASIC technologies.
查看 Configurable CAN Bus Controller 详细介绍:
- 查看 Configurable CAN Bus Controller 完整数据手册
- 联系 Configurable CAN Bus Controller 供应商