4K x 8 Bits OTP (One-Time Programmable) IP, GF22nm FDX 0.8V/1.8
You are here:
Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
The H50 is an entry level, compact, efficient 64-bit embedded RISC-V processor aimed at embedded systems requiring a large address space. The core has a 5-stage pipeline and is offered in two versions.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the H50 and to generate corresponding hardware and software development kits.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the H50 and to generate corresponding hardware and software development kits.
查看 Compact, efficient 64-bit RISC-V processor with 5-stage pipeline 详细介绍：
- 查看 Compact, efficient 64-bit RISC-V processor with 5-stage pipeline 完整数据手册
- 联系 Compact, efficient 64-bit RISC-V processor with 5-stage pipeline 供应商
Block Diagram of the Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
RISC-V IP
- RISC-V processor - 32 bit, 5-stage pipeline
- 64-bit RISC-V application processor core with 7-stage pipeline
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers
- Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline
- TESIC RISC-V CC EAL5+ Secure Element Soft/Hard Macro