180nm OTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
NVM MTP in Silterra (180nm)
DesignWare® MTP EEPROM Non-Volatile Memory (NVM) IP is a Multi-Time Programmable (MTP) block developed in standard logic CMOS processes. Supporting up to 8-Kbit configurations and up to 1,000,000 write cycles with program/erase and read operations up to 125°C, the compact NVM IP enables true electrically erasable programmable read only memory (EEPROM) performance without requiring additional masks for processing steps. Delivered as a hard IP block, the low-power, reprogrammable DesignWare MTP EEPROM NVM IP operates from the core supply and includes all the necessary support and control circuitry, including all high-voltage generation and distribution required for programming. DesignWare MTP EEPROM NVM IP is available in advanced, high voltage and analog/mixed signal processes.
查看 NVM MTP in Silterra (180nm) 详细介绍：
- 查看 NVM MTP in Silterra (180nm) 完整数据手册
- 联系 NVM MTP in Silterra (180nm) 供应商
NVM MTP IP
- NVM MTP in GlobalFoundries (180nm)
- NVM MTP in TSMC (250nm, 180nm, 152nm, 65nm, 55nm, 40nm)
- 180nm MTP Non Volatile Memory for Standard CMOS Logic Process
- NVM FTP Trim in TSMC (180nm, 152nm, 130nm)
- MTP Non Volatile Memory for TSMC 180nm BCD Process
- 55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process