You are here:
CCSDS AR4JA LDPC Encoder/Decoder
AR4JA LDPC decoder is a configurable design that allows runtime configuration for decoding different code rates (i.e., 1/2, 2/3, and 3/4). To obtain high throughput, two different levels of parallelism are carried out; 128 check nodes and 6 variable nodes which are processed at the same time. A pipeline architecture is followed which significantly speeds up the whole decoding process. Also, layered architecture is implemented which helps to enhance the speed of the decoding process. AR4JA LDPC decoder supports soft decision decoding and hard decision output.
AR4JA LDPC decoder uses a Min-Sum algorithm to perform decoding. The min-Sum algorithm is an iterative algorithm that progresses to convergence through two updates: check node update and variable node update. Check node update is evaluated by calculating the minimums and signs of all connected variable nodes. Then variable node update takes place. Processing is done layer by layer until all layers and iterations are completed.
AR4JA LDPC decoder uses a Min-Sum algorithm to perform decoding. The min-Sum algorithm is an iterative algorithm that progresses to convergence through two updates: check node update and variable node update. Check node update is evaluated by calculating the minimums and signs of all connected variable nodes. Then variable node update takes place. Processing is done layer by layer until all layers and iterations are completed.
查看 CCSDS AR4JA LDPC Encoder/Decoder 详细介绍：
- 查看 CCSDS AR4JA LDPC Encoder/Decoder 完整数据手册
- 联系 CCSDS AR4JA LDPC Encoder/Decoder 供应商