MIPI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
Capless Low Drop Out 100mA Regulator
No external capacitor is required; the regulator's architecture has been designed so that it is stable without such an external capacitor, yet yielding a small area while consuming low ground current and allowing low-drop operation.
The S3REGC10016T55ULP features an automatic feedback sensing option to maintain a constant regulated output voltage level. It has been designed to provide a stable output in both low-drop and high-drop operation, while maintaining minimum ripple on supply lines in the presence of large load current spikes inherent with switching loads, e.g. pipeline ADCs.
The S3REGC10016T55ULP includes a brownout detection (PGO) which detects when there is a temporary drop in supply voltage.
查看 Capless Low Drop Out 100mA Regulator 详细介绍:
- 查看 Capless Low Drop Out 100mA Regulator 完整数据手册
- 联系 Capless Low Drop Out 100mA Regulator 供应商
Block Diagram of the Capless Low Drop Out 100mA Regulator

LDO Regulator IP
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- 5nm FinFET, 20mA LDO Voltage Regulator (Power Quencher™)
- 40nm 1.8V Programmable 1.1V LDO Regulator with 50mA max. output
- Linear LDO Low-Dropout Voltage Regulator TSMC
- Low Dropout (LDO) Capless Regulator
- Capless LDO voltage regulator (130 nm, 20 mA, excellent load transient)