bandgap reference 0 6 v output optimized for soc integration 130 nm IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Complete datasheets for bandgap reference 0 6 v output optimized for soc integration 130 nm products
Contact information for bandgap reference 0 6 v output optimized for soc integration 130 nm Suppliers

Please log in here to your account.

New user ? Signup here.

Bandgap reference 0 6 v output optimized for soc integration 130 nm IP Listing

4 IP Cores

找不到我需要的：
搜索特定的IP？点击此处

Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference

-

1
Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference

-

2
Up to 1.25 Gbps DDR LVDS IPs library

130TSMC_LVDS_04 is a library including: • Transmitter LVDS driver (LVDS_TX); • Receiver LVDS driver (LVDS_RX); • Bandgap reference block (LVDS_BG); • Bias blocks (LVDS_BIASRXnX, ...

3
PCI Express Gen 1/2/3/4 Phy

The TRC16024CPA is a four lane Gen 1,2,3,4 PCI Express Physical layer (Phy) Phy IP core, delivering high-speed serial data transmission over controlled impedance transmission media such as copper ...

4

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)