You are here:
Bandgap Reference - TSMC 130nm
The Bandgap Reference IP Core is optimized for integration into SOCs, ASICs, FPGAs, microprocessors and other large mixed-signal microchips. The block provides a 0.6V output with a +/-3% accuracy.
特色
- Input voltage from 1.5 V to 3.6 V
- 0.6 V or 1.2 V output voltage
- Reference Accuracy: ±1.0%
- Contact Vendor for Product Brief
优势
- Stable and accurate voltage reference for SOCs, ASICS, etc.
- Low risk for customer product/program with a silicon proven bandgap reference IP core.
可交付内容
- GDSII
- Spice Netlist and/or Cadence Schematic
- IP Datasheet, User’s Guide, and Test Plan
- Behavioral Model
查看 Bandgap reference (0.6 V output, optimized for SOC integration, 130 nm) 详细介绍：
- 查看 Bandgap reference (0.6 V output, optimized for SOC integration, 130 nm) 完整数据手册
- 联系 Bandgap reference (0.6 V output, optimized for SOC integration, 130 nm) 供应商
Power Management IP
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Intelligent Sensor and Power Management Design Platform
- Power Management Unit (2.3 - 3.0V output voltage, load current 150mA)
- Customizable Power Management Platform
- SC8 Power Management Kit - GLOBALFOUNDRIES 55 nm 55LPX
- SC8 Power Management Kit - GLOBALFOUNDRIES 55 nm 55LPX