AXI Chip2Chip
The LogiCORE™ IP AXI Chip2Chip is a soft Xilinx IP core for use with the Xilinx Embedded Development Kit (EDK). The adaptable block provides bridging between AXI systems for Multi-FPGA System on Chip solutions. The core supports multiple FPGA-to-FPGA interfacing options and provides a low pin count, high performance AXI chip-to-chip bridging solution.
查看 AXI Chip2Chip 详细介绍:
- 查看 AXI Chip2Chip 完整数据手册
- 联系 AXI Chip2Chip 供应商
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Serial Peripheral Interconnect Master & Slave Interface Controller
- Physical Layer Interface Core
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Local Interconnect Network (LIN) Soft Controller IP