Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
You are here:
Automotive MIPI A-PHY Sink IP (2-Lane)
The CL12912IP4000 is based on MIPI A-PHY interface specification announced in year 2020, targeting ultra-high-speed networking applications in ADAS and autonomous drive subsystems. It supports applications that require long reach (up to 15 meters), error-free links, and high EMI immunity requirement.
PHY IP supports the SINK function of MIPI A-PHY Gear-2 stated in standard specification. It supports data rate up to 4Gbps with integrated mixed signal circuit, high performance RX equalizer, fast tracking Clock and Data Recovery, on chip optional termination resistor calibration.
PHY IP supports the SINK function of MIPI A-PHY Gear-2 stated in standard specification. It supports data rate up to 4Gbps with integrated mixed signal circuit, high performance RX equalizer, fast tracking Clock and Data Recovery, on chip optional termination resistor calibration.
查看 Automotive MIPI A-PHY Sink IP (2-Lane) 详细介绍：
- 查看 Automotive MIPI A-PHY Sink IP (2-Lane) 完整数据手册
- 联系 Automotive MIPI A-PHY Sink IP (2-Lane) 供应商