Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes
Audio ADDA IP, 24 bits, 96Ksps, UMC 40nm LP process
查看 Audio ADDA IP, 24 bits, 96Ksps, UMC 40nm LP process 详细介绍:
- 查看 Audio ADDA IP, 24 bits, 96Ksps, UMC 40nm LP process 完整数据手册
- 联系 Audio ADDA IP, 24 bits, 96Ksps, UMC 40nm LP process 供应商
ADC/DAC IP
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- 40nm 1.1V AFE comprising 12-bit IQ ADC, 12-bit IQ DAC and Clock-PLL
- Analog Front End: 4 channels of 12-bit 2 GSPS ADC IQ Pairs, 4 channels of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL
- Analog Front End: 1 channel of 12-bit 2 GSPS ADC IQ Pairs, 1 channel of 12-bit 2 GSPS DAC IQ Pairs, PVT & Integrated PLL