cara menggabungkan 2 foto menjadi 1 IP core / Semiconductor IP / Silicon IP

You are here:

Silicon IP Catalog >
cara menggabungkan 2 foto menjadi 1

Search for Silicon IP

Refine your search >>

Narrow your Selection

Refine by ASIC Foundry

Fujitsu

28nm
40nm
45nm
55nm
65nm

GLOBALFOUNDRIES

12nm
130nm
14nm
180nm
20nm
22nm
250nm
28nm
32nm
350nm
40nm
55nm
65nm
90nm

HHGrace

110nm
130nm
150nm
180nm
55nm
90nm

HLMC - Huali

28nm
40nm
55nm

Intel Foundry

18A
3nm
16nm

Jazz

130nm
180nm

LFoundry

150nm
350nm

Renesas

40nm
55nm
90nm

SMIC

110nm
130nm
14nm
150nm
153nm
160nm
180nm
250nm
28nm
40nm
55nm
65nm
90nm

STMicro

130nm
180nm
65nm
90nm

Samsung

4nm
5nm
7nm
8nm
10nm
11nm
14nm
28nm
32nm
45nm
65nm
90nm

Silterra

130nm
160nm
180nm
90nm

TSMC

3nm
4nm
5nm
6nm
7nm
10nm
110nm
12nm
130nm
150nm
160nm
16nm
180nm
20nm
22nm
250nm
28nm
350nm
40nm
45nm
500nm
55nm
65nm
80nm
85nm
90nm

Toshiba

40nm

Tower

130nm
180nm
500nm

UMC

110nm
12nm
130nm
14nm
150nm
162nm
180nm
22nm
250nm
28nm
350nm
40nm
500nm
55nm
65nm
80nm
90nm

VIS

150nm

XFab

180nm
250nm

Refine by FPGA Package

Altera

APEX 20KC
APEX 20KE
APEX II
Arria
Arria 10
Arria 10 GT
Arria 10 SX
Arria 10 SoC
Arria GX
Arria GX
Arria II
Arria II GX
Arria II GZ
Arria V
Arria V GT
Arria V GX
Arria V GZ
Arria V ST
Arria V SX
Arria V SoC
Cyclone
Cyclone 10 GX
Cyclone 10 LP
Cyclone II
Cyclone III
Cyclone III LS
Cyclone IV
Cyclone IV E
Cyclone IV GX
Cyclone Series
Cyclone V
Cyclone V E
Cyclone V GT
Cyclone V GX
Cyclone V SE
Cyclone V ST
Cyclone V SX
Cyclone V SoC
HardCopy
HardCopy II
HardCopy III
HardCopy IV E
HardCopy IV GX
MAX 10
MAX 10 DF
MAX II
MAX V
Stratix
Stratix 10
Stratix 10 GX
Stratix 10 MX
Stratix 10 SX
Stratix 10 TX
Stratix GX
Stratix II
Stratix II GX
Stratix III
Stratix III E
Stratix IV
Stratix IV E
Stratix IV GT
Stratix IV GX
Stratix V
Stratix V E
Stratix V GS
Stratix V GT
Stratix V GX
eASIC N2X
eASIC N2XT
eASIC N3X
eASIC N3XS

Lattice

LatticeEC/ECP
LatticeECP2
LatticeECP2M
LatticeECP3
LatticeECP5
LatticeSC
LatticeSCM
LatticeXP
LatticeXP2
MachXO
MachXO2
MachXO3
Platform Manager
Power Manager II
ispClock
ispMACH 4000

Microsemi

Axcelerator
Fusion
IGLOO
IGLOO PLUS
IGLOO nano
IGLOO2
MX
Polarfire
ProASIC3
ProASIC3 nano
ProASIC3E
ProASIC3L
ProASICPLUS
RT ProASIC3
RTAX-S/SL/DSP
RTG4
RTSX-SU
SX-A
SmartFusion
SmartFusion2
eX

Xilinx

Artix-7
Artix-7 -2L
Kintex UltraScale
Kintex UltraScale+
Kintex-7
Kintex-7 -2L
Spartan-3
Spartan-3 XA
Spartan-3A
Spartan-3A DSP
Spartan-3A DSP XA
Spartan-3A XA
Spartan-3AN
Spartan-3E
Spartan-3E XA
Spartan-6
Spartan-6 -1L
Spartan-6 HXT
Spartan-6 LX
Spartan-6 LXT
Spartan-6 XA
Spartan-6 XC
Spartan-II
UltraScale
UltraScale+
Virtex UltraScale
Virtex UltraScale+
Virtex-4
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-4 XA
Virtex-5
Virtex-5 FX
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SX
Virtex-5 SXT
Virtex-5 TXT
Virtex-6
Virtex-6 -1L
Virtex-6 CXT
Virtex-6 HXT
Virtex-6 LX
Virtex-6 LXT
Virtex-6 SXT
Virtex-7
Virtex-7 -2L
Virtex-7 HT
Virtex-7 XT
Virtex-7T
Virtex-II Pro
Zynq-7000

Refine by Provider

To get full access, please login here.

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for cara menggabungkan 2 foto menjadi 1 products
Contact information for cara menggabungkan 2 foto menjadi 1 Suppliers

Please log in here to your account.

New user ? Signup here.

Cara menggabungkan 2 foto menjadi 1 IP Listing

8412 IP Cores (1 - 40)

找不到我需要的：
搜索特定的IP？点击此处

MACsec Engine, 1G to 25G, Full Duplex, Integrated

As part of Rambus' award-winning silicon Intellectual Property (IP) product portfolio, the EIP-165 is a high-performance, split ingress/egress in-line MACsec frame engine that provides hardware ...

1
ASIL-B Ready ISO 26262 Certified VESA DSC (Display Stream Compression) 1.1 Encoder

The VESA DSC 1.1 Encoder IP Core for automotive displays implements a fully compliant VESA DSC 1.1 encoder. It contains additional safety features to detect and report transient or permanent ...

2
MACsec Engine, 1G to 100G Single-Port

The MACsec-IP-160 is a versatile MACsec solution for silicon devices that require plug-and-play MACsec processing for an Ethernet port at full line rate. It provides classification, transformation ...

2 Testimonials
Serge Leef, Microsystems Technology Office Program Manager, DARPA

3
MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)

Arasan delivers you MIPI D-PHY in the process node and lane configuration you need, conforming to your specific design constraints, with a complete GDSII that includes analog BIST and routing ...

2 Testimonials
Paul Berkhuizen, Technolgy Licensing Manager at ST-Ericsson, ST Microelectronics

4
MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)

Arasan's MIPI C-PHY is designed and compliant with latest MIPI C-Phy Standards. The MIPI C-PHY V1.2 improves throughput over a bandwidth-limited channel, allowing more data without an increased ...

5
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.

The Arasan MIPI CSI-2 Receiver IP Core functions as a MIPI Camera Serial Interface Receiver, between a peripheral device (Camera module) and a host processor (baseband, application engine). ...

6
MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)

Combination MIPI CPHY-DPHY Analog Interface The MIPI C-PHY V1.2 improves throughput over a bandwidth limited channel, allowing more data without increased signaling clock. It is intended ...

7
Globalfoundries 12nm MIPI D-PHY V1.2@2.5GHz

Arasan Chip Systems announces the immediate availability of its MIPI D-PHY(SM) Globalfoundries 12nm FinFET process nodes. Arasan's D-PHY Global Foundry 12nm IP is compliant with MIPI D-PHY(SM) ...

8
USB 2.0 PHY TSMC 5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm, 65nm, 130nm, 180nm

The Arasan USB 2.0 PHY IP core is a transceiver compliant with the USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) level 3 specification, for use with host, embedded host, On-the-Go (OTG) ...

9
USB 2.0 PHY GlobalFoundaries 12nm, 22nm, 28nm, 40nm

The Arasan USB 2.0 PHY IP core is a transceiver compliant with the USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) level 3 specification, for use with host, embedded host, On-the-Go (OTG) ...

10
Securyzr™ neo Core Platform - One core, multiple products

Securyzr™ neo Core Platform is Secure-IC’s enhanced version of its flagship offering Securyzr™ integrated Secure Element (iSE) Series. Thanks to its common platform, the entire ...

11
TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL

High-bandwidth, De-Skew Frequency Synthesizer for minimizing clock tree timing uncertainty. See our features list for more details.

12
Fractional-N Frequency Synthesizer PLL (5nm - 180nm)

Widely programmable fractional-N delta sigma frequency synthesizer. Low Power/ Low Area hard macro with industry leading jitter performance for its power/area class....

1 Testimonial
Kazuhisa Sasaki, General Manager, Development Department, THine Electronics, Inc.

13
Bi-Directional LVDS with LVCMOS

BiDirectional LVDS IO circuit combines LVDS driver and receiver circuits to enable a single pair of IO pads to function as a 1.5Gbps bi-directional LVDS driver and receiver. Both driver and ...

14
TSMC GF Intel Samsung Integer-N Frequency Synthesizer PLL

Widely programmable integer-N frequency synthesizer with industry leading jitter performance and flexible power options. See our features list for more details.

15
TSMC Intel 32kHz Low-bandwidth Frequency Synthesizer PLL

Low-bandwidth, Ultra-Fast-Lock Frequency Synthesizer, capable to operate with a very low reference frequencies (32kHz - 33kHz). See our features list for more details.

1 Testimonial
Andreas Papaliolios, Director, IoT Silicon Technology, Architecture, and Design, Renesas USA

16
Free-running on-chip oscillator

Low power relaxation oscillator is a programmable free-running clock generator for coarse clock generation. The design uses a relaxation oscillator with fully integrated elements so no external ...

17
Low Power Multiprotocol SerDes PMA

Silicon Creations提供一系列基于成熟的环形PLL和高速线路驱动器和接收器的串行器 - 解串器IP。 PMA架构目前正在生产超过25种SerDes，从180n到28n，速度高达20Gb / s。多协议PMA...

18
Multi-protocol SerDes PMA - PCIe1 PCIe2 PCIe3 PCIe4 PCIe5 and more

Multiprotocol SerDes PMA supporting variety of interfaces.

1 Testimonial
Lyle Smith, Vice President of Product Development Engineering, Microsemi SoC BU

19
TSMC GF Intel Low Phase Noise, High-performance Digital LC PLL

Fractional-N LC based frequency synthesizer with digital loop filter for high performance clock generation applications. See our features list for more details.

20
Multi-protocol SerDes PMA in FDSOI (GF22FDX FDX 22FDX) - PCIe1 PCIe2 PCIe3 PCIe4 and more

Multiprotocol SerDes PMA supporting variety of interfaces.

21
MEMTECH's LPDDR5X Controller is designed for high-performance, low-power, low-latency applications supporting JEDEC JC-42.6 LPDDR5X/LPDDR5 memories. Available with rich sets of features. Automobile ASIL and ISO options available.

MEMTECH’ Olympus Mons-L Series LPDDR5X/LPDDR5 controller provide high-reliability, high-performance, low-latency, multi-port, multi-interface configurable options to m...

22
CAN 2.0, CAN FD & CAN-XL 总线控制器

实现了一个CAN总线控制器，该控制器根据CAN 2.0，CAN FD和CAN XL规范执行串行通信。它支持最初的Bosch协议和ISO 11898中定义的和ISO规范（包括ISO 19898-4中定义的时间触发操作（T...

5 Testimonials
Srivi Dhruvanarayan, Vice President of Hardware, SiMa.ai

23
适用于高端应用的 Wi-Fi 6 (ax)+BLEv5.4+15.4 双频 RF IP。

2.4Ghz/5GHz（双频）的WiFi 6（ax）+BLEv5.4+15.4 RF收发器IP专为高端应用而设计，该并发系统在双频无线通信中提供了高性能和出色的性能和适应性。它具有集成的线性PA、Rx/Tx...

24
Enhanced Multi-Format Encoder Supporting AV1

Allegro DVT’s AL-E210 is the first video encoder IP to implement real-time and file-based encoding in AV1 format. Built upon a true multi-format architecture, it provides support for AV1, ...

25
4K/ 8K LCEVC Video Encoder

AL-E301 is Allegro DVT’s LCEVC encoder IP core which provides support for the LCEVC video format. It operates in combination with a base layer encoder, encoding the LCEVC enhancement layer ...

26
Secure-IC's Securyzr™ Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection

The Data Encryption Standard (DES) is defined in FIPS PUB 46-3 as a symmetric-key algorithm. The triple DES (TDES) is a block cipher that applies the DES algorithm three times to each data block. ...

27
H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles

The H264-HP-E core from Alma Technologies is an advanced ITU-T H.264 High profiles hardware encoder. It supports real time encoding of 4:2:0 and 4:2:2 video streams, in 8-, 10- or 12-bit per ...

28
AV1/HEVC/AVC/VP9 Video Codec HW IP

WAVE637DV is a 4K multi-standard video codec HW IP that supports AV1, HEVC/H.265, AVC/H.264, and VP9 video codec standard. It provides 4K60fps@500MHz real-time encoding and decoding performance ...

29
HEVC/AVC Single-core Video Codec IP

WAVE633 is a 4K multi-standard video codec HW IP that supports HEVC/H.265 and AVC/H.264 video codec standard. It provides 4K60fps@500MHz real-time encoding and decoding performance with a single-core ...

30
MIPI CSI DSI Controller - CPHY CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.

The Arasan MIPI CSI-2 Transmitter IP Core functions as a MIPI Camera Serial Interface between a peripheral device (display module) and a host processor (baseband, application engine). The Arasan ...

31
HDMI 2.0 Tx PHY 和控制器 IP，在 TSMC 12FFC 中经过硅验证

HDMI发送器（TX）IP产品符合HDMI 2.0和1.4标准，为各种设计实现提供了必要的组件。这些IP解决方案针对功率和面积进行了优化，已在硅上进行了验证，包括可配置的数字控制器和高速混...

32
SinglePHY 100BASE-T1 22FDX

SinglePHY 100BASE-T1 22FDX is a fully integrated 100BASE-T1 PHY IP solution for flexible customer SoC integration in GLOBALFOUNDRIES® 22FDX®.

33
DualPHY 100/1000BASE-T1 22FDX

DualPHY 100/1000BASE-T1 22FDX is a fully integrated 100/1000BASE-T1 PHY IP solution for flexible customer SoC integration in GLOBALFOUNDRIES® 22FDX®.

34
MIPI I3C PHY - TSMC (12nm, 7nm, 5nm, and 22nm) - GF 12nm

The I3C bus (incl. PHY) is used for various sensors in the mobile/automotive system where the Host transfers data and control between itself and various sensor devices. The I3C interface is ...

35
HEVC/AVC Single-core Video Codec IP of Low-cost Version

WAVE633LC is a 4K multi-standard video codec IP that supports HEVC/H.265 and AVC/H.264 video codec standards. WAVE633LC targets Low Cost, so B-frame is not supported in the encoding process ...

36
PCIe 4.0 PHY in TSMC (28nm, 16nm, 12nm, N7, N3P)

The multi-channel Synopsys PHY IP for PCI Express® 4.0 includes Synopsys’ high-speed, high-performance transceiver to meet today’s applications’ demands for higher bandwidth. The PHY’s ...

37
MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables

Arasan 2nd Generation MIPI D-PHY v1.1 IP supporting speeds of up to 1.5 Gbps on TSMC 22nm process technology for SoC designs. Arasan’s D-PHY IP is available on both TSMC’s industry-leading ...

38
AV1/HEVC/AVC Single-core Encoder Video IP

WAVE627 is a 4K multi-standard video encoder HW IP that supports AV1, HEVC/H.265, and AVC/H.264 video codec standards. It provides 4K60fps@500MHz real-time encoding performance with a single-core ...

39
32G Multi Rate SerDes PHY - GlobalFoundries 22FDX

Extoll’s SerDes architecture is based on digital design elements and methodologies. Plain analog blocks are only used where absolutely necessary. Various digital control and tuning loops are ...

40

Previous Page | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 | 149 | 150 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 160 | 161 | 162 | 163 | 164 | 165 | 166 | 167 | 168 | 169 | 170 | 171 | 172 | 173 | 174 | 175 | 176 | 177 | 178 | 179 | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 | 190 | 191 | 192 | 193 | 194 | 195 | 196 | 197 | 198 | 199 | 200 | 201 | 202 | 203 | 204 | 205 | 206 | 207 | 208 | 209 | 210 | 211 | Next Page

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

Search for Silicon IP

Refine your search >>

Narrow your Selection

You must be registered with the D&R website to view the full search results, including:

Cara menggabungkan 2 foto menjadi 1 IP Listing

业务合作

添加产品

Design-Reuse.com