RapidIO to AXI Bridge (RAB)
IO 3.3V LVDS Rx in GF (12nm)
ASIL-B Ready ISO 26262 Certified VESA DSC (Display Stream Compression) 1.1 Encoder
I3C Lite Advanced Target
创飞芯0.13μm eFuse OTP IP 应用于CMOS 图像传感器量产 突破1.5 万片
芯原推出业界领先的车规级智慧驾驶SoC设计平台
芯驰科技扩大Arteris NoC IP技术授权
Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
Automating Hardware-Software Consistency in Complex SoCs
Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
HBM4 Boosts Memory Performance for AI Training
Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
Design IP Market Increased by All-time-high: 20% in 2024!
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)
© 2024 Design And Reuse
版权所有
本网站的任何部分未经Design&Reuse许可， 不得复制，重发， 转载或以其他方式使用。
访问我们的合作伙伴页面了解更多信息
供应商免费录入产品信息