9ps jitter programmable pll tsmc 65nm lp IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Please log in here to your account.

New user ? Signup here.

9ps jitter programmable pll tsmc 65nm lp IP Listing

4 IP Cores

找不到我需要的：
搜索特定的IP？点击此处

Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL

The Clock generator PLL is designed to multiply an input clock signal by an integer 40 and 50. It does not provide any de-skew functionality . The output is 2.5GHz with 50% duty cycle with quadrature ...

1
Programmable DLL, fully digital DLL - TSMC 65nm 65GP,LP,LP_EMF

Dolphin Technology offers a wide range, programmable PLL Compiler designed to provide low jitter across PVT variations. Dolphin also provides a fully digital, high precision DLL solution with ...

2
TSMC CLN65LP 65nm IoT PLL - 30MHz-300MHz

The IoT PLL is designed for very low power, sipping only 45uW at 30MHz and running from core power. It has a wide frequency range with multiplication factors up to 8192, allowing the PLL to ...

3
TSMC CLN65LP 65nm Ultra PLL - 15MHz-3000MHz

The Ultra PLL is designed with a state-of-the-art architecture using high-speed digital and analog circuits that offers exceptional performance, features and ease of use. It is highly programmable ...

4

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)