You are here:
640 MHz Low Jitter PLL (71107)
It is a dual supply voltage integer low jitter Phase Locked Loop (PLL). It generates an 640MHz output clock with jitter of 2ps, RMS. The input clock bypass mode and glitch-free post-diving function are available.
查看 640 MHz Low Jitter PLL (71107) 详细介绍：
- 查看 640 MHz Low Jitter PLL (71107) 完整数据手册
- 联系 640 MHz Low Jitter PLL (71107) 供应商
Block Diagram of the 640 MHz Low Jitter PLL (71107)
low jitter pll IP
- Ultra-low Jitter Fractional-N Frequency Synthesizer PLL (5nm - 180nm)
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- TSMC CLN7FF 7nm Ultra PLL - 15MHz-3250MHz