You are here:
2GBps Low Power D2D Interface
Custom die-to-die high-speed interface in 28nm process technology. The I/O cells are defined as TX only, and RX only, and have two modes of operation, standard full rail to swing, or a custom low noise pseudo-differential interface. RX cells have a weak pull-down feature.
查看 2GBps Low Power D2D Interface 详细介绍:
- 查看 2GBps Low Power D2D Interface 完整数据手册
- 联系 2GBps Low Power D2D Interface 供应商
28nm IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Low Jitter PLL with Accurately Spaced 16-Phase Output Clocks
- Fractional-N Frequency Synthesizer PLL (3nm - 180nm)
- 32kHz Ultra-Fast-Lock IoT PLL