You are here:
15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm
This macro-cell is an ultra low power general purpose current bias generator core designed for SilTerra 0.18µm CL180G CMOS technology. The circuit generates 7 × NMOS 15.5nA current branches and 1 × NMOS 7.75nA branch. The current bias is temperature compensated. The core is easily retargeted to any other CMOS technology due to high portability architecture.
查看 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm 详细介绍：
- 查看 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm 完整数据手册
- 联系 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm 供应商
Block Diagram of the 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm
Power Management IP
- Power Management Subsystem
- SMIC 90nm Power Management Kit, 1.2v operating voltage
- SMIC 0.11um Power Management Kit,1.2v operating voltage
- SMIC 0.13um Power Management Kit,1.2v operating voltage
- HHGrace 0.11um Low Power Process 6track Power Management Kit
- HHGrace 0.11um ULL Process 6track Power Management Kit