MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
12b, 180MS/s, SAR ADC IP in 28nm
查看 12b, 180MS/s, SAR ADC IP in 28nm 详细介绍:
- 查看 12b, 180MS/s, SAR ADC IP in 28nm 完整数据手册
- 联系 12b, 180MS/s, SAR ADC IP in 28nm 供应商
A/D IP
- Securyzr iSE S700 neo series by Secure-IC: an integrated Secure Element (iSE) for automotive
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- 2D GPU / Vector Graphics Accelerator - D/AVE 2D
- 2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
- 3D GPU / OpenGL ES 2.0 GPU - D/AVE NX