You are here:
128-bit vector word length, dual-core ARC VPX2 DSP IP
DesignWare® ARC® VPX DSP IP is a family of VLIW/SIMD processors targeting a broad range of signal processing applications, from always-on devices to automotive ADAS to communications and high-performance computing. The VPX Family supports multiple vector lengths and core configurations:
• 128-bit vector word – VPX2 (single core), VPX2x2 (dual core)
• 256-bit vector word – VPX3 (single core), VPX3x2 (dual core)
• 512-bit vector word – VPX5 (single core), VPX5x2 (dual core), VPX5x4 (quad core)
The VPX Family also includes DSPs with integrated hardware safety features such as ECC protection for memories and interfaces, safety monitors and lockstep mechanisms that achieve the most stringent levels of ISO 26262 functional safety compliance. To speed application software development, the VPX Family is supported by Synopsys’ ARC MetaWare tools, which provide a comprehensive and vectorlength agnostic software programming environment that enables code portability among all members of the VPX Family. The tool suite includes an optimizing C/C++ vector compiler, debugger, instruction set simulator, as well as vector-based DSP, machine learning inference and linear algebra libraries.
• 128-bit vector word – VPX2 (single core), VPX2x2 (dual core)
• 256-bit vector word – VPX3 (single core), VPX3x2 (dual core)
• 512-bit vector word – VPX5 (single core), VPX5x2 (dual core), VPX5x4 (quad core)
The VPX Family also includes DSPs with integrated hardware safety features such as ECC protection for memories and interfaces, safety monitors and lockstep mechanisms that achieve the most stringent levels of ISO 26262 functional safety compliance. To speed application software development, the VPX Family is supported by Synopsys’ ARC MetaWare tools, which provide a comprehensive and vectorlength agnostic software programming environment that enables code portability among all members of the VPX Family. The tool suite includes an optimizing C/C++ vector compiler, debugger, instruction set simulator, as well as vector-based DSP, machine learning inference and linear algebra libraries.
查看 128-bit vector word length, dual-core ARC VPX2 DSP IP 详细介绍：
- 查看 128-bit vector word length, dual-core ARC VPX2 DSP IP 完整数据手册
- 联系 128-bit vector word length, dual-core ARC VPX2 DSP IP 供应商
DSP IP
- DSP-enhanced ARC EMxD and HS4xD processors provide combined RISC + DSP processing for computation intensive applications
- Modern, high performance Audio DSP, optimized for far-field noise reduction and Artificial Intelligence speech recognition
- High Performance Scalable Sensor Hub DSP Architecture
- High performance, energy efficient 3-issue, quad-mac superscalar DSP core for HD Audio applications based on fourth generation ZSP architecture
- World's most advanced communication DSP, providing cutting-edge performance for multi-Gigabit class connectivity
- Modern Audio DSP, designed for battery operated, high-performance, audio and voice applications