You are here:
1.25G - 12.5G SERDES
特色
- Universal SERDES IP range from 1.25 – 10 Gbit/s
- Half data rate and quadrant data rate support
- 40-bit parallel data bus
- Independent channel power down
- Programmable transmit amplitude and TAP configurable FFE in transmitter
- Build in self test with multiple pattern generation and checking for production test
- Integrated on-die termination resistors
- Receiver detection support
- OOB signal generation and detection support
- Spread Spectrum clock generation (optional) and receive support
- Flexible reference clock frequency, 25 – 156.25 MHz
- Support 1, 2, 4 lanes
- No external component
- ESD: HBM/MM/CDM/Latch Up 2 kV/200 V/500 V/100 mA
查看 1.25G - 12.5G SERDES 详细介绍：
- 查看 1.25G - 12.5G SERDES 完整数据手册
- 联系 1.25G - 12.5G SERDES 供应商
Block Diagram of the 1.25G - 12.5G SERDES
SERDES IP
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Low-Latency SerDes PMA
- Multi-protocol SerDes PMA
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency