Adaptive Clock Generation Module for DVFS and Droop Response
Browse by category
-
Analog & Mixed Signal (983)
-
Memory Controller & PHY (26)
-
Graphic & Peripheral (13)
-
Interface Controller & PHY (137)
-
Processor Solutions (13)
-
Memory & Logic Library (418)
-
Security (11)
-
Multimedia (6)
-
Wireline Communication (20)
-
Wireless Communication (20)
-
Automotive (3)
- Network-on-Chip (NoC) (1)
-
Other (15)
Browse by Node
Browse by Provider
New Silicon IP
-
On-Die PDN Analyzer for Transistor-Level Visibility and Telemetry
- Transistor-level PDN visibility
- PDN telemetry and onboard analytics across the silicon lifecycle
-
Cryptographic Cores IP
-
Agile Secure Element
-
Lightweight Root-of-Trust
- Rapidly implement secure boot and attestation capabilities without significant area, cost, or complexity overhead.
- Prevent malicious software attacks, unauthorized access, and firmware tampering to safeguard critical device functionality.
-
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
-
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
- Ultra Low Standby Current
- .72V to .88V
- Internal Bist Mux
-
Register File with low power retention mode and 3 speed options
- Ultra-Low Leakage: High VT (HVT) and low leakage HVT (LLHVT) devices used with source biasing to minimize standby currents while operating at low voltage.
-
Special Purpose Low (Statistical) offset Operation Amplifier
- Power Supply : 1.8 V
- Open loop gain : 109 dB
- PSRR : 98 dB@ 1 KHz
-
Low Noise, High PSRR Replica Voltage Regulator
- Power Supply : 1.8 V
- Output voltage : 1.2 V
- Quiescent current: 7.3 mA
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (8,000 products from more than 400 companies)