Ncore 3 Coherent Network-on-Chip (NoC)
The Arteris Ncore Cache Coherent Interconnect IP offers unparalleled scalability, configurability, and, with the optional Ncore Fusa Option, data protection, and hardware duplication capabilities to help meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
Version 3 of the Ncore Cache Coherent Interconnect IP adds support for the AMBA CHI protocol as well as interoperability of CHI and ACE protocols in the same coherent system.
Ncore is scalable, supporting up to 16 coherent CPU clusters or other coherent agents.
It incorporates multiple configurable snoop filters, multiple configurable proxy caches, and multiple clock domains, using a modular, distributed architecture to provide system architects the most advanced technology and more degrees of freedom to innovate.
查看 Ncore 3 Coherent Network-on-Chip (NoC) 详细介绍:
- 查看 Ncore 3 Coherent Network-on-Chip (NoC) 完整数据手册
- 联系 Ncore 3 Coherent Network-on-Chip (NoC) 供应商
Block Diagram of the Ncore 3 Coherent Network-on-Chip (NoC)
