Search IP on Xilinx

Enhanced Multiprotocol Serial Communication Controller

DCD's Universal Timers System

Serial Peripheral Interface – Master/Slave with single, dual, quad and octal SPI Bus support

SMBUS & PMBUS Master/Slave controller

• Master operation: Master transmitter, Master receiver
• Slave operation: Slave transmitter, Slave receiver

Spatial image transformation accelerator

• Streaming is compatible with AXI-Stream protocol
• Transformation and image dimension parameters are configurable through AXI4-Lite

UART Core with SDLC Function

RSA-ECC High-Performance Multi Public Key Engine

• RSA, ECC and more
• > 1 GHz in 16nm

Network Security Crypto Accelerator

• Scalable architecture & crypto engines for optimal performance/resource usage
• Configurable for perfect application fit
• 100% CPU offload with low latency and high throughput

DDR Encrypter

• Protect the external memory
• On-the-fly encryption
• Optional authentication

ICE-IP-358 High-speed XTS-GCM Multi Stream Inline Cipher Engine, DPA resistant

• Silicon-proven implementation
• Fast and easy to integrate into SoCs
• Flexible layered design

ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine

Xilinx Ultra Scale NVME Host IP

• This IP can be customized according to specific needs (application-specific requirement).