You are here:
Verification IP I2C
UST Global VIP for I2C provides a comprehensive set of verification, methodology and protocol features, thus enabling designers to achieve a faster convergence & closure of I2C designs.
I2C VIP is implemented in System Verilog and UVM and is capable of running on all standard simulators. The VIP can be configured, integrated with minimal effort, at the same time, providing a lot of customization.
I2C VIP is implemented in System Verilog and UVM and is capable of running on all standard simulators. The VIP can be configured, integrated with minimal effort, at the same time, providing a lot of customization.
查看 Verification IP I2C 详细介绍：
- 查看 Verification IP I2C 完整数据手册
- 联系 Verification IP I2C 供应商
Block Diagram of the Verification IP I2C
