16bit 5Gsps silicon proven High performance Current Steering DAC IP Core
You are here:
WiMAX Receiver
WiMAX Receiver Core is customizable and can be tailored to customer needs.
This decoder is written in VHDL, capable of being used on any FPGA/ASIC architecture.
This decoder is written in VHDL, capable of being used on any FPGA/ASIC architecture.
查看 WiMAX Receiver 详细介绍：
- 查看 WiMAX Receiver 完整数据手册
- 联系 WiMAX Receiver 供应商
Block Diagram of the WiMAX Receiver
