Wide Range Frac-N/SSCG PLL - TSMC 7FF

The programmable Fractional-N divider allows the PLL to lock to an incoming clock source and produce an output clock with a non-integer multiplication factor. The generated clock can be locked to the input source yet adjusted to a fine-degree of precision, and may be adjusted on-the-fly to maintain a relatively drifting local clock need. The updatable programmable fractional feedback divider is provided for this purpose. “On the fly” capability means the frequency transition and re-obtaining lock process for small frequency adjustment is glitch free and contains limited frequency over/undershoot.

• 查看 Wide Range Frac-N/SSCG PLL - TSMC 7FF 完整数据手册
• 联系 Wide Range Frac-N/SSCG PLL - TSMC 7FF 供应商