You are here:
Video Tracking FPGA IP core for Xilinx and Altera
The FPGA IP core T-COR-32 implements the algorithm of automatic tracking of objects in video and calculation of their motion parameters. The core ensures a stable tracking of small-sized and low-contrast objects of any type against a complex background. In case of object loss (tracking collapse), the IP core performs prediction of the tracked object trajectory up to its automatic re-capture or tracking reset if the corresponding criteria are fulfilled. The IP core is a stand-alone module easily integrable into projects based on field-programmable gate arrays (FGPA) and application-specific integrated circuits (ASIC). The core interfaces are universalized for connection to IP cores of other manufacturers.
查看 Video Tracking FPGA IP core for Xilinx and Altera 详细介绍：
- 查看 Video Tracking FPGA IP core for Xilinx and Altera 完整数据手册
- 联系 Video Tracking FPGA IP core for Xilinx and Altera 供应商
Video Demo of the Video Tracking FPGA IP core for Xilinx and Altera
TO EVALUATE THE PERFORMANCE AND ALL THE FEATURES OF THE ALGORITHM IN YOUR VIDEO USE THE DEMO VERSION IP CORE.