USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
VeriSilicon SMIC 0.18μm 1.8V/3.3V CFIO_01 Library
VeriSilicon SMIC 0.18μm CF I/O Cell (01) Library developed by VeriSilicon is optimized for SMIC 0.18μm 1P6M Salicide logic process. This library supports inline I/O pads design with four layers of metal. It can work under either 5V or 3.3V with configurable output driving strength.
查看 VeriSilicon SMIC 0.18μm 1.8V/3.3V CFIO_01 Library 详细介绍:
- 查看 VeriSilicon SMIC 0.18μm 1.8V/3.3V CFIO_01 Library 完整数据手册
- 联系 VeriSilicon SMIC 0.18μm 1.8V/3.3V CFIO_01 Library 供应商