Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
You are here:
SMIC 0.13umLL 1P3M High-Density Synchronous Single-Port SRAM compiler
SMIC 0.13umLL 1P3M High-Density Synchronous Single-Port SRAM compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.13um Low Leakage 1P3M Salicide 1.5/2.5(3.3)V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
SMIC 0.13μmLL 1P3M High-Density Synchronous Single-Port SRAM compiler uses three layers within the blocks and supports metal 3 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
SMIC 0.13μmLL 1P3M High-Density Synchronous Single-Port SRAM compiler uses three layers within the blocks and supports metal 3 as the top metal. Dummy bit cells are designed in with the intention to enhance reliability.
查看 VeriSilicon SMIC 0.13umLL 1P3M High-Density Synchronous Single-Port SRAM compiler, Memory Array Range:128 to 512K Bits 详细介绍：
- 查看 VeriSilicon SMIC 0.13umLL 1P3M High-Density Synchronous Single-Port SRAM compiler, Memory Array Range:128 to 512K Bits 完整数据手册
- 联系 VeriSilicon SMIC 0.13umLL 1P3M High-Density Synchronous Single-Port SRAM compiler, Memory Array Range:128 to 512K Bits 供应商