PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V DUPIO_01 Library
查看 VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V DUPIO_01 Library 详细介绍:
- 查看 VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V DUPIO_01 Library 完整数据手册
- 联系 VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V DUPIO_01 Library 供应商






