You are here:
V-By-One HS Receiver PHY
特色
- Next generation HD interface with low EMI
- Fully comply with V-By-One HS V1.3 electrical specification
- Low power consumption for multiple lane application
- Compact size: 0.1mm2 per lane including PMU and IO PAD
- Support Data rate: 0.6Gbps~4Gbps per lane
- 9bit/10bit parallel interface
- Implemented CTLE to compensate channel loss
- Integrated on-die termination resistors
- Tolerance frequency offset up ±15000ppm
- Build-in self-test facility
- AC coupling
- Support up to x16 lanes
- Support BGA, QFN/QFP package
- ESD performance: HBM >6000V / IEC >6000V
查看 V-By-One HS Receiver PHY 详细介绍:
- 查看 V-By-One HS Receiver PHY 完整数据手册
- 联系 V-By-One HS Receiver PHY 供应商
V-By-One IP
- 250Mbps to 12.7Gbps Multiprotocol SerDes PMA
- 125Mbps to 16Gbps Multi-protocol SerDes PMA
- 250Mbps to 8.1Gbps Multi-protocol SerDes PMA, wire-bond
- V-by-One/LVDS Rx IP, Silicon Proven in GF 22FDX
- V-by-One/LVDS Tx Combo PHY, Silicon Proven in 28HPC+
- Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G