DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
You are here:
USB2.0 OTG PHY in SMIC 28HKD 0.9/2.5V
Brite provides USB2.0 OTG PHY which is a complete mixed-signal IP solution designed to implement OTG connectivity for a System-on-Chip (SoC) design.
The USB2.0 OTG PHY supports the USB2.0 480Mbps protocol and data rate, and is backward compatible with the USB 1.1 1.5Mbps and 13Mbps protocol and data rates.
It has been verified by a number of end products, especially suitable for the internet of things(IoT) applications.
The USB2.0 OTG PHY supports the USB2.0 480Mbps protocol and data rate, and is backward compatible with the USB 1.1 1.5Mbps and 13Mbps protocol and data rates.
It has been verified by a number of end products, especially suitable for the internet of things(IoT) applications.
查看 USB2.0 OTG PHY in SMIC 28HKD 0.9/2.5V 详细介绍：
- 查看 USB2.0 OTG PHY in SMIC 28HKD 0.9/2.5V 完整数据手册
- 联系 USB2.0 OTG PHY in SMIC 28HKD 0.9/2.5V 供应商
USB2.0 IP
- USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
- USB2.0 PHY, 8-bit or a 16-bit parallel interface, remaining backward compatible with USB1.1 legacy protocol at 12Mbps
- USB2.0 Host Transceiver PHY
- USB2.0 OTG PHY supporting UTMI+ level 3 interface - 40LL / 110G / 130G / 130EF
- USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
- Embedded Host Controller 2.0