USB IP

特色

• Verilog Implementation on RTL Level
• Supports both Full Speed (12Mbps) and Low Speed (1.5Mbps).
• The Core will perform all USB enumeration in hardware
• All interface are architecture as FIFO based model.
• CRC generation and checking
• Physical Layer Interface
• Avalon Interface Compliant