You are here:
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
M31 USB 3.2 Gen2 (support x1/x2) transceiver IP provides a complete range of USB 3.2 Gen2 host and peripheral applications up to 10x2Gbps. It is compliant with the PIPE4.0 and UTMI+ specifications. The USB 3.2 Gen2 IP integrates high-speed mixed signal circuits to support Gen2 and Gen1 traffic and is backward compatible with 480Mbps high-speed, 12Mbps full-speed, and 1.5Mbps low-speed data rates. To support USB Type-C connectors, the USB 3.2 Gen2 IP also integrates the active switch to support the bi-directional plug-in and the specific functions (USB attachment cable orientation detection and VBUS configuration) through the CC1/CC2 pins defined in Type-C connector.
查看 USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm) 详细介绍:
- 查看 USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm) 完整数据手册
- 联系 USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm) 供应商
superspeed USB 3.2 Gen1X1 PHY IP
- USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
- USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 7FF
- USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 12FFC
- USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 16FFC
- USB 3.2 Gen2 PHY IP, Silicon Proven in TSMC 28HPC+
- USB-C 3.2 SS/SSP PHY in Type-C in TSMC (N7, N6, N5, N3E)