USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+)
The USB3.0 PHY IP transceiver is optimized for low power consumption and minimal die area without sacrificing performance and high-data throughput. The USB3.0 PHY IP comprises a complete on-chip physical transceiver solution with Electro Static Discharge (ESD) protection, built-in self test module with embedded jitter injection, and a dynamic equalization circuit that ensures full support for high-performance designs.
查看 USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) 详细介绍:
- 查看 USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) 完整数据手册
- 联系 USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+) 供应商
Block Diagram of the USB 3.0 PHY IP Device/Host/OTG/Hub (Silicon proven in TSMC 28HPC+)

USB 3.0PHY IP
- USB 3.1 PHY IP ((10G/5G),Silicon proven in TSMC 28HPC+)
- USB-C 3.1 SS/SSP PHY, Type-C IP (Silicon proven in UMC 55SP/ EF)
- USB 3.2 PHY IP ((20G/10G),Silicon proven in UMC 28HPC+)
- USB 3.0 PHY IP Device/Host (Silicon proven in UMC 28HPC)
- USB 3.1 Type-C PHY IP, Silicon Proven in SMIC 12SF+/SF++
- USB 3.1 Type-C PHY IP, Silicon Proven in TSMC 55ULP