You are here:
USB 3.0 PHY in Samsung (28nm, 14nm)
Synopsys' DesignWare USB-C 3.0 and USB 3.0 PHY IP provide designers with the industry's best combination of low area and low power with support for the leading process technologies from 65-nm to 14/16-nm FinFET. Both the DesignWare USB-C and USB 3.0 PHYs offer a single efficient GDSII design that supports all four USB 3.0 speed modes (SuperSpeed, High-Speed, Full-Speed, and Low-Speed). To maximize battery life in mobile applications, the DesignWare USB-C/USB 3.0 PHYs are designed to minimize power consumption and standby current. In addition, the DesignWare USB-C 3.0 femtoPHY is optimized to support the USB Type-C connectivity specification.
Synopsys DesignWare USB IP is the most certified USB IP solution in the industry. With over 3,000 design wins and approximately three billion silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHYs, verification IP, IP Prototyping Kits and IP software development kits, enables designers to lower integration risk and speed time-to-market.
Synopsys DesignWare USB IP is the most certified USB IP solution in the industry. With over 3,000 design wins and approximately three billion silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHYs, verification IP, IP Prototyping Kits and IP software development kits, enables designers to lower integration risk and speed time-to-market.
查看 USB 3.0 PHY in Samsung (28nm, 14nm) 详细介绍：
- 查看 USB 3.0 PHY in Samsung (28nm, 14nm) 完整数据手册
- 联系 USB 3.0 PHY in Samsung (28nm, 14nm) 供应商
USB PHY IP
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon Proven in SAMSUNG 8LPP
- USB 3.1 PHY (10G/5G) in Samsung (14nm, 10nm, 11nm, 8nm, 5nm)
- USB 3.0 PHY Device/Host/OTG/Hub