MIPI D-PHY Transmitter - Designed for TSMC 40nmLP for Automotive
USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 16FF+
of additional PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption. USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP is a high performance SERDES IP designed for chips that perform high bandwidth data communication while operating at low power consumption. Combo PHY IP support multiple application including USB3.0 Super Speed (5GT/s), PCIE Gen1/Gen2 (2.5GT/s and 5GT/s) and SATA Gen1/Gen2/Gen3 (1.5GT/3GT/6GT). This also includes PMA IP with maximum 6.Gbps data rate macro that can be used in other applications. This IP includes two major blocks, PMA and PCS. PMA is an analog macro to perform serial to parallel and parallel to serial conversion. PMA includes three blocks, Transmitter, Receiver and SU (includes PLL, IVREF, etc.). PCS is a digital synthesis macro to perform PHY coding sub-layer function like 8bit/10bit, elastic buffer, comma detection and BERT loopback, it also includes a register interface to access internal control registers.
查看 USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 16FF+ 详细介绍:
- 查看 USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 16FF+ 完整数据手册
- 联系 USB 3.0 PCIe 2.0 SATA 3.0 Combo PHY IP, Silicon proven in TSMC 16FF+ 供应商
usb pci sata phy IP
- PCI Express GEN-3/Display Port SERDES PHY - Samsung 28 28LPP
- USB 3.0/ PCIe 2.0/ SATA 3.0, Silicon Proven in SMIC 55LL
- USB 3.0/ PCIe 2.0/ SATA 3.0, Silicon Proven in SMIC 28SF
- USB 3.0/ PCIe 2.0/ SATA 3.0, Silicon Proven in SMIC 12SF+/SF++
- USB 3.0/ PCIe 2.0/ SATA 3.0, Silicon Proven in UMC 55SP/EF
- 1.125G - 8G/10G SerDes IP, Supports (PCIe Gen1/2/3, USB 3.0 SuperSpeed, SATA Gen1/2/3, JESD204B and SGMII / QSGMII) standards (Silicon proven in ST 28 FDSOI)