The USB 3.0 Device Controller implements all of the digital layers defined by the USB 3.0 Specification and is fully backward compatible with USB 2.0.
The USB 3.0 Device provides a dedicated dual simplex, routable packet architecture for USB3.0 and USB 2.0 packet transfers, giving the option to disable either for power savings. The USB 3.0 IP supports all power management features as well as a dedicated link manager for each downstream port for increased efficiency. It includes a high performance scatter gather DMA that can be configured to access any endpoint through registers. Optionally, it can interface with an external DMA controller. The Device IP core provides an UTMI/ULPI interface for USB 2.0 support and a PIPE interface for USB 3.0 support.
The USB 3.0 Host IP Core utilizes a flexible system bus architecture that can support AXI, AHB, OCP or any custom system interface needed for existing SoC development. The system bus can also be replaced with a dedicated FIFO interface to reduce bus bandwidth issues. The IP core includes RTL code, test scripts and a test environment for complete design verification.