USB 2.0 PHY IP,在 TSMC 28HPC+ 中经过硅验证
查看 USB 2.0 PHY IP,在 TSMC 28HPC+ 中经过硅验证 详细介绍:
- 查看 USB 2.0 PHY IP,在 TSMC 28HPC+ 中经过硅验证 完整数据手册
- 联系 USB 2.0 PHY IP,在 TSMC 28HPC+ 中经过硅验证 供应商
Block Diagram of the USB 2.0 PHY IP,在 TSMC 28HPC+ 中经过硅验证
USB2.0 IP
- USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
- USB2.0 PHY, 8-bit or a 16-bit parallel interface, remaining backward compatible with USB1.1 legacy protocol at 12Mbps
- USB2.0 Host Transceiver PHY
- USB2.0 OTG PHY supporting UTMI+ level 3 interface - 40LL / 110G / 130G / 130EF
- USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
- Embedded Host Controller 2.0