You are here:
USB 2.0 OTG PHY IP, UMC 55nm SP process
OTG USB 2.0 PHY (VDT and ID are included in PHY), UMC 55nm SP Low-K Logic process.
查看 USB 2.0 OTG PHY IP, UMC 55nm SP process 详细介绍：
- 查看 USB 2.0 OTG PHY IP, UMC 55nm SP process 完整数据手册
- 联系 USB 2.0 OTG PHY IP, UMC 55nm SP process 供应商