USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core
is designed directly for USB 2.0 specification and optimized intensively for logic sharing.
查看 USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core 详细介绍:
- 查看 USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core 完整数据手册
- 联系 USB 2.0 OTG High / Full / Low- Speed Dual Role IP Core 供应商
USB IP IP
- USB 3.0 femtoPHY in TSMC (28nm, 16nm, 12nm)
- USB 3.0 femtoPHY, Type-C in TSMC (28nm, 16nm, 12nm)
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- USB 3.1 PHY (10G/5G) in TSMC (16nm, 12nm, 7nm, 5nm)
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software