USB 2.0 nanoPHY in UMC (65nm)

The Synopsys USB 2.0 nanoPHY provides designers with a complete Physical Layer (PHY) IP solution, designed for low-power mobile and consumer applications such as feature-rich smartphones, digital cameras, and portable audio/video players. The Synopsys USB 2.0 nanoPHY IP delivers a low-power, small-area solution for longer battery life and lower silicon cost. Designed for high yield, the Synopsys USB 2.0 nanoPHY implements architectural features that make it less sensitive to variations in foundry process, device models, package and board parasitics. The Synopsys USB 2.0 nanoPHY builds on years of success with Synopsys’ silicon-proven USB 2.0 PHY IP product line, which has been ported to more than 70 process node and configuration combinations. When combined with the Synopsys Controller IP and VC Verification IP, the Synopsys USB 2.0 nanoPHY delivers a complete solution for low-power, area-efficient system-on-chip (SoC) designs.

• 查看 USB 2.0 nanoPHY in UMC (65nm) 完整数据手册
• 联系 USB 2.0 nanoPHY in UMC (65nm) 供应商