Analog Front End: 8x 12-bit 2 GSPSADCs, 4x 12-bit 200 MSPS ADCs, TVM, PLL, LDO
You are here:
USB 2.0 Device PHY IP, UMC 0.11um HS/AE process
USB 2.0 PHY, UMC 0.11um HS/AE standard Logic process.
查看 USB 2.0 Device PHY IP, UMC 0.11um HS/AE process 详细介绍：
- 查看 USB 2.0 Device PHY IP, UMC 0.11um HS/AE process 完整数据手册
- 联系 USB 2.0 Device PHY IP, UMC 0.11um HS/AE process 供应商