USB 1.1 PHY in TSMC(40nm, 55nm, 90nm ULP process )
M31 provides customers with a unique USB 1.1 PHY IP for IoT applications. The USB 1.1 PHY IP integrates a semi-digital PLL, which supports clock inputs as low as 32.768KHz. The USB 1.1 PHY IP not only supports standard USB 1.1 features, but also provides multiple clock outputs from 48MHz to 240MHz. It’s ideal for IOT or wearable devices that require basic USB functionalities.
查看
USB 1.1 PHY in TSMC(40nm, 55nm, 90nm ULP process )
详细介绍:
查看
USB 1.1 PHY in TSMC(40nm, 55nm, 90nm ULP process )
完整数据手册
联系
USB 1.1 PHY in TSMC(40nm, 55nm, 90nm ULP process )
供应商